Nvidia officials are looking to fuel the use of GPU accelerators in servers for HPC and supercomputing environments.
Nvidia officials for five years have been promoting the use of their graphics technology to help speed up systems being used in high-performance computing environments.

At the 2013 International Supercomputing Conference (ISC) in ( Read more... )

NovaSTACK - Visual computing appliance

WHAT IS NOVASTACK?

NOVATTE-build appliance with NVIDIA GRID hardware and software that allows a workgroup on LAN and WAN to run GPU-accelerated Windows applications on any Mac, Linux or Windows computer.


( Read more... )

( Read more... )

LONDON - Multicore debug tool developer Ultrasoc Technologies Ltd. is working with PMC-Sierra Inc. to incorporate debug IP into PMC's next-generation of storage controller ICs, effectively marking the debut of a system that can work across multiple processor architectures.

Ultrasoc (Cambridge, England), founded in 2005 as a spin-out from the ( Read more... )

At the Fusion Developer Summit last June, AMD CTO Mark Papermaster teased Kaveri, AMD's next-generation APU due later this year. Among other things, Papermaster revealed that Kaveri will be based on the Steamroller architecture and that it will be the first AMD APU with fully shared memory.

Last week, AMD shed some more light on Kaveri's uniform ( Read more... )

( Read more... )

ARM® DS-5TM Streamline Performance Analyzer, part of the ARM DS-5 toolchain, is an useful tool for developers doing system level software optimization for ARM Linux and Android platforms. Streamline makes it easy for platform and app developers to mitigate performance bottlenecks, improve code parallelization, extend battery life, and enhance user ( Read more... )

( Read more... )

GPU has many kinds of memory: external DRAM, L2 cache, texture memory, constant memory, shared memory… We'll discuss the cost of random access in the context of two memories "at the extremes": DRAM and shared memory. DRAM is the farthest from the GPU cores, sitting outside the chip. Shared memory is the closest to the cores - it's local to an SM, ( Read more... )

( Read more... )